1. Parane, K., Prabhu Prasad, B.M., Talawar, B., LBNoc: Design of low-latency router architecture with lookahead bypass for network-on-chip using FPGA, ACM Transactions on Design Automation of Electronic Systems, 2020, 25(1), 9
2. Yelmewad, P., Talawar, B., Parallel deterministic local search heuristic for minimum latency problem, Cluster Computing, 2021, 24(2), pp. 969–995
3. Prasad, B.M.P., Parane, K., Talawar, B., FPGA friendly NoC simulation acceleration framework employing the hard blocks, Computing, 2021.
4. Halavar, B., Pasupulety, U., Talawar, B., Extending BookSim2.0 and HotSpot6.0 for power, performance and thermal evaluation of 3D NoC architectures, Simulation Modelling Practice and Theory, 96,101929